



## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandra, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/736,432	12/15/2000	Jun Souk Joung	HI-023	8762
34610 75	590 07/26/2004		EXAMINER	
FLESHNER & KIM, LLP			DELGADO, MICHAEL A	
P.O. BOX 221200 CHANTILLY, VA 20153		,	ART UNIT	PAPER NUMBER
,			2144	4 6
			DATE MAILED: 07/26/2004	
•			DATE MAILED: 07/26/2004	' 7

Please find below and/or attached an Office communication concerning this application or proceeding.

ŧ.	•	Application No.	Applicant(s)			
Office Action Summany		09/736,432	JOUNG, JUN SOUK			
	Office Action Summary	Examiner	Art Unit			
		Michael S. A. Delgado	2144			
Period fo	The MAILING DATE of this communication ap or Reply	pears on the cover sneet with t	ne correspondence address			
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period are to reply within the set or extended period for reply will, by statuting received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply oly within the statutory minimum of thirty (3 will apply and will expire SIX (6) MONTHS te, cause the application to become ABANI	be timely filed  O) days will be considered timely.  From the mailing date of this communication.  DONED (35 U.S.C. § 133).			
Status						
1)[🛛	Responsive to communication(s) filed on 03 f	<u>March 2003</u> .				
2a)□	This action is <b>FINAL</b> . 2b)⊠ Thi	AL. 2b) This action is non-final.				
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
5)□ 6)⊠ 7)□	Claim(s) 1-15 is/are pending in the application 4a) Of the above claim(s) is/are withdrawith Claim(s) is/are allowed.  Claim(s) 1-15 is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction and/	awn from consideration.				
Applicat	ion Papers					
10)⊠	The specification is objected to by the Examina The drawing(s) filed on <u>03 March 2003</u> is/are: Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examination is objected to by the Examination is objected.	a)⊠ accepted or b)⊡ object e drawing(s) be held in abeyance ction is required if the drawing(s)	See 37 CFR 1.85(a). is objected to. See 37 CFR 1.121(d).			
Priority (	under 35 U.S.C. § 119					
a)	Acknowledgment is made of a claim for foreig  ☐ All b)☐ Some * c)☐ None of:  1.☐ Certified copies of the priority documer  2.☐ Certified copies of the priority documer  3.☐ Copies of the certified copies of the priority application from the International Burea  See the attached detailed Office action for a lis	nts have been received. Its have been received in Apporting documents have been received in Apporting (PCT Rule 17.2(a)).	lication No ceived in this National Stage			
2) Notice 3) Infor	et(s)  ce of References Cited (PTO-892)  ce of Draftsperson's Patent Drawing Review (PTO-948)  mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08  er No(s)/Mail Date 3.	Paper No(s)/M	mary (PTO-413) lail Date mal Patent Application (PTO-152)			

Art Unit: 2144

## DETAILED ACTION

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-15 are rejected under 35 U.S.C. 102(e) as being anticipated by US Patent No 6,401,200 by Nishiike et al.

In claim 1, Nishiike teaches about a method for down-loading data from an upper processor "Controller" to a plurality of lower processors "DSPs" of a mobile communications switching system in a process of resetting the processors, the method comprising (Col 1, lines 5-15) (Fig 3):

requesting an information download from the lower processors to the upper processor (Col 1, lines 5-15); (Boot process initiated by DSPs)

accessing a memory of the upper processor "master ROM" containing the requested information down-load (Col 4, lines 20-30);

determining whether the accessed information has an error (Col 4, lines 20-30); (ROM has built in parity error checking).

grouping the lower processors with a representative address "Common boot address" (Col 2, lines 55-67) (Fig 4); and

Art Unit: 2144

creating the accessed information in an IPC format (Communication between processors – Controller and DSPs) and transferring the IPC format information by using the group representative address (Col 2, lines 55-67).

In claim 2, Nishiike teaches about a method of claim 1, wherein the resetting of the processors includes an initial loading and a re-loading (Col 5, lines 30-40).

In claim 3, Nishiike teaches about a method of claim 1, wherein the group representative address includes all the lower processors (Fig 4)

In claim 4, Nishiike teaches about a method of claim 1, wherein the grouping the lower processors comprises grouping the plurality of lower processors using the group representative address "Common boot address" (Fig 4).

In claim 5, Nishiike teaches about a method of claim 1, wherein the grouping the lower processors comprises grouping at least one additional lower processor (Fig 4).

In claim 6, Nishiike teaches about a method of claim 1, wherein group information is used to determine the group representative address, and wherein the group information comprises a node address (NA), a BHIU address (BA), a cinu address (CA), and a slot address (SA) (Col 1, lines 25-30). (These addresses are used in mobile communication).

Art Unit: 2144

In claim 7, Nishiike teaches about a method of claim 6, wherein the group representative address is set by using the CA and the SA among the group information (Col 1, lines 25-30).

In claim 8, Nishiike teaches about a method of claim 7, wherein grouping of the group representative address is responsive to one of only the CA among the group information, only the SA among the group information and both the CA and the SA among the group information (Col 1, lines 25-30).

In claim 9, Nishiike teaches about a method of claim 8, wherein the IPC format information is concurrently transferred to all the lower processors using the group representative address (Fig 4).

In claim 10, Nishiike teaches about a method for downloading data from a first processor "Controller" to a plurality of second processors "DSPs" while resetting the processors, the method comprising (Col 1, lines 5-15) (Fig 3):

transmitting a request for an information download from the plurality of second processors to the first processor (Col 1, lines 5-15); (Boot process initiated by DSPs) accessing once a memory of the first processor for the requested information; grouping the second processors using a prescribed processor address (Col 4, lines 20-30); and

assembling the accessed information in a prescribed format and transferring the assembled requested information to at least two second processors using a group representative address (Col 2, lines 55-67)

Art Unit: 2144

In claim 11, Nishiike teaches about a method of claim 10, wherein the grouping of the plurality of lower processors is performed using the group representative address (Fig 4).

In claim 12, Nishiike teaches about a method of claim 10, wherein the prescribed processor address is an IPC processor address that includes a node address (NA), a BHIU address (BA), a cinu address (CA), and a slot address (SA) (Col 1, lines 25-30). (These addresses are used in mobile communication).

In claim 13, Nishiike teaches about a method of claim 12, wherein the group representative address is set by using the CA and the SA among the IPC processor address (Col 1, lines 25-30).

In claim 14, Nishiike teaches about a method of claim 13, wherein grouping of the group representative address is responsive to one of the CA, the SA and both the CA and the SA(Col 1, lines 25-30).

In claim 15, Nishiike teaches about a method of claim 10, wherein the method further comprises determining whether the accessed requested information has an error (Col 4, lines 20-30). (ROM has built in parity error checking).

## Conclusion

3. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

US Patent 6,212,557 by Oran teaches about a method and apparatus for synchronizing upgrades in distributed network data processing systems.

Art Unit: 2144

US Patent 6,021,442 by Ramanan et al, teaches about a method and apparatus for partitioning an interconnection medium in a partitioned multiprocessor computer system.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michael S. A. Delgado whose telephone number is 703-305-8057. The examiner can normally be reached on 7.30 AM - 5.30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, WILLIAM A CUCHLINSKI JR can be reached on (703)308-3873. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

WILLIAM A. CUCHLINSKI, JR. SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 3600